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ABSTRACT 
The effects of emitter size on current gain has 
been investigated for transistors using the double diffused 
epitaxial process. A test chip was designed and fabri- 
cated. This test chip contains an array of transistors 
with emitter sizes from 6 micrometers (\im)  wide by 6 M» 
long to 20 pm wide by 42 pm long. 
The current gain as a function of emitter current 
density was measured for all transistors. The current den- 
sity at which the current gain began decreasing was found 
to be a function of emitter width. Emitter widths greater 
than approximately 10 pra had lower peak current densities. 
This decrease is caused by inactive emitter area in the 
larger emitters. 
The current gain decreased as the emitter size 
decreased. A transistor with a 6 Mm wide by 6 \im  long 
emitter had approximately one-half the current gain of a 
transistor with a 20 \im  wide by 24 urn long emitter. 
The recombination current was found to be very 
small for all the emitter sizes. Thus the current gain 
did not found roll-off at lower current densities. 
The results described in this paper are for a 
specific set of process steps, but the trends should be 
applicable to other sequences using the same technology. 
I.   INTRODUCTION 
The improvement in mask making brought about by 
the use of the Electron Beam Exposure System (EBES) and 
the use of projection printing has allowed the integrated 
circuit designer to minimize transistor sizes. The EBES 
machine uses a very accurate electron beam to expose features 
in a photoresist. The electron beam is very small thus small 
accurate features can be exposed. The EBES machine can be 
used to expose the photoresist on integrated circuit wafers, 
but the time required to expose the wafer is too long for 
manufacturing use. However, the EBES machine can be econom- 
ically used to expose photoresist on a high quality glass- 
chrome mask. The resulting high quality mask is used with 
a projection printer to expose the photoresist on the inte- 
grated circuit wafer. A projection printer is used instead 
of a contact printer to eliminate mask damage due to mask 
contact with the silicon wafer. 
A minimum size transistor is desirable because: 
(1) The smaller transistor size allows more circuitry per 
unit area. Thus very complex circuits are feasible on a 
single chip.  (2) The capacitance associated with the 
collector, base, and emitter of a transistor are direct 
functions of the transistor size. The switching time of 
the transistor which is due to device capacitance is faster 
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for the smaller transistors.  (3) The present trend in 
circuit design is for lower power and faster switching 
speeds.  Thus the current which the transistors are re- 
quired to handle is reduced.  This leads to smaller tran- 
sistor sizes for efficient designs. 
For integrated circuit applications current gain 
is an important transistor parameter.  Curent gain of a 
transistor is determined by the injection efficiency of 
the emitter-base diode.  A high injection efficiency is 
obtained by having a large number of ionized impurities 
(high dopant density) within the emitter and a small number 
ionized impurities (low dopant density) within the base 
region.  One would like to make the base dopant density 
very low but this would lead to high level injection prob- 
lems.  The number of base dopant atoms in the base region 
is referred to as the Gummel number (Ng).  Since current 
gain is inversely proportional to Ng, care must be taken to 
control Ng in integrated circuit transistors. 
The objective of this work reported on in this 
paper is to investigate the effects of emitter size on the 
current gain of integrated circuit transistors.  Emitter 
size was chosen as the basis for comparing transistors, be- 
cause the emitter size is the starting point for the design 
of an integrated circuit transistor.  The emitter size is a 
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function of the current which the transistor is required 
to handle. 
- 4 - 
II.  TRANSISTORS INVESTIGATED 
A set of transistors were designed with the 
emitter sizes shown in Table 1. This transistor set was 
fabricated using the double diffused epitaxial process* 
shown in Table 2.  Sketches of typical transistors are 
shown in Figures 1 and 2. This processing gives a vertical 
geometry of: base emitter junction at approximately 1.3 
micrometers (pm), and base collector junction at approxi- 
mately 2.2 pm. 
The current gain of each of these transistors 
were measured under the following conditions:  (1) Small 
signal short circuit current gain (h- ) and (2) collector 
current and base current versus base-emitter voltage. The 
results of these measurements and the conclusions drawn 
from the measurements will be given in the remainder of 
this paper. 
For this paper the emitter area used in all cal- 
culations and graphs is found by taking the size of the 
opening in the oxide mask used for the emitter diffusion 
and adding 1 pm on all sides to allow for out diffusion. 
Thus a 1C pm wide by 10 pm long emitter will have an area 
of 144 (pm)2. 
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III. CURRENT DENSITY AS A FUNCTION OF EMITTER AREA AMD 
EMITTER LENGTH 
The current density at which the current gain 
begins to roll off will be referred to as peak current 
density.  Figure 3 is a plot of peak current density versus 
emitter area. The reduction in peak current density as 
2 
emitter area increases above 110 (pm) can be explained 
by base resistance under the emitter.  Base current flows 
under the emitter. This current casues a voltage drop in 
the base emitter bias to the emitter inside the emitter 
periphery. This is shown in Figure 4. As more base cur- 
rent flows the voltage drop increases. The collector 
current is given by: 
q V /kT 
XC = JS e 
A 60 millivolt drop in VfiE will cause an order of magni- 
tude decrease in collector current. We can calculate the 
width at which roll-off occurs.  If we assume no current 
crowding the voltage drop to the center of the emitter is 
given by: 
w
 *B 
AVBE = PS TT1 
where W is emitter width, L is emitter length, and P_ 
is sheet resistance of base diffusion under the emitter. 
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Solving the above equation for a width (W) which gives 
a AV_,„ equal to 60 millivolt using measured data of: 
-5 3 
L = 30 urn, L = 2 x 10  amps, and Pg = 7.6 x 10 ohas 
per square. 
ps XB w AV    = — -  
60 x 10"3 = 7.6 x 10A(2 x 10  ) w i
3r "5 
"3(5" 
W = 11.8 urn 
This value of 11.8 |jm compares favorably with the point at 
which the peak current density begins to fall off in Fig- 
ure 3.  It is apparent, from these equations that one would 
like to reduce the base sheet resistance to reduce the 
AVBE"  Tne base sheet resistance can be reduced in two ways: 
(1) increase the dopant density in the transistor base dif- 
fusion, (2) decrease the depth of the emitter diffusion. 
An increase in the dopant density will cause the 
current gain of the transistor to decrease.  The decrease 
in current gain is caused by the resulting increase in 
built in base charge.  As the current gain decreases the 
base current must increase to keep collector current con- 
stant.  Thus AVBE will not change since the two effects 
essentially cancel. 
- 7 - 
A decrease in the depth of the emitter diffusion 
will cause a similar decrease in transistor current gain 
with no appreciable drop in AVfiE. 
This 11.8 pm width is further reinforced by Fig- 
ure 5. The emitter current density for a 10 \tm  wide base 
and a single base contact peaks above a 20 \tm  wide emitter 
with a base contact on each side of the emitter, The 10 pm 
wide emitter is active for the entire emitter area since 
base current can flow into both sides of the emitter. The 
20 p wide emitter with two base contacts has a center part 
of the emitter which is inactive.  For this configuration 
the base current can also flow into both sides of the emit- 
ter, but the center of the emitter is 10 pm  from the emitter 
edge instead of 5 pm. 
These results indicate that the emitter should 
not be made any wider than 11.8 pm. 
The current density per unit length of emitter 
is constant for a given emitter width. This is shown in 
Figure 6. The integrated circuit designer must determine 
the length of the emitter for a transistor for a particular 
circuit application. Figure 7 gives the current per unit 
length for different emitter lengths. Thus, the required 
emitter length can be found. 
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For example, for a transistor which is required 
to handle 2 x 10  amps of current, an emitter width is 
chosen. The minimum emitter width is usually dictated by 
such considerations as:  (1) minimum mask feature size, 
(2) minimum alignment tolerance between masking operations, 
and (3) minimum distance from emitter contact to emitter 
diffusion edge.  Suppose these considerations give a minimum 
emitter width of 12 pm.  From Figure 7, a peak current of 
88 x 10" amps per pm of emitter length is available.  An 
emitter 23 pm long would be required to handle a current of 
-3 2 x 10  amps. 
A transistor with an emitter 10 pm long and 10 pm 
-4 
wide would handle 8 x 10  amps. 
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IV.  CURRENT GAIN ROLL OFF AT LOW AND HIGH CURRENT DKHSITIKS 
In Figure 9 the decrease in gain at high current 
densities has different slopes for different emitter sizes* ' 
Current gain roll-off at high current levels is caused by 
two effects:  (1) high level injection and (2) base re- 
sistance. At high level injection levels the minority car- 
rier concentration in the base increases to the point where 
the resulting change in majority carrier concentration be- 
comes significant. This leads to an increase in the charge 
in the base region. This causes the injection efficiency 
of the transistor to decrease with increasing forward cur- 
rent, leading to a fall-off in the current gain. 
The base resistance of a transistor was shown to 
cause a decrease in the base emitter voltage to the center 
portion of the emitter. As current increases this voltage 
decrease further. This results in a decrease in transistor 
gain for large currents. For the smaller emitters the base 
resistance is reduced. The slower roll-off for the smaller 
emitters is probably caused by the reduction in base re- 
sistance. 
One would expect current gain to roll-off at low 
13) 
current densitiesv '. This decrease in current gain is 
caused by recombination current. A good way to find the 
point at which recombination begins is to plot base current 
- 10 - 
versus base-emitter voltage.  For diffusion current the 
base current will have a slope of q/kT. The base current 
will have a slope of q/2 kT when recombination current is 
predominant. The plot of base current in Figure 8 does 
not show a slope of q/2 kT. This indicates that recombina- 
tion current is not predominant for these current levels. 
This is in agreement with recent data for measurements of 
carrier lifetime in highly doped semiconductors* '. 
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V.   hfc VARIATIONS FOR DIFFERENT EMITTER SIZES 
The current gain of a transistor with a 6 \tm 
long by 6 pm wide emitter was found to have one-half the 
current gain of a transistor with a 24 \tm  long by 20 pm 
wide emitter. This is shown in Figure 9. 
This variation in current gain was investigated. 
A plot of the collector current versus the base emitter 
voltage was made to determine the Gummel Number.  This 
plot is shown in Figure 8. The Gummel number was calcu- 
lated using 
Ng = /*B N (x)dx = q A Ni D 
o s 
The emitter areas (A) used in this calculation 
were determined by:  (1) measuring the window opening in 
oxide at the emitter diffusion step, (2) measuring the 
emitter out diffusion from the photographs in Figure 10. 
Values for I were obtained from Figure 8 by extending s 
the collector currents to the zero base emitter voltage 
point. Values used for the calculations and the resulting 
Gummel Numbers are: 
A6x6   = 64E"8 e*2 Js 6x6   = 3.5E-16 amps 
A24x20  = 572E"8 c*2 *s 24x20  = 5.6E-15 amps 
Ng6x6  = 21E12 a0'2  N924x20  = 1*1E12 ~~"2 
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This calculation shows that the built in base 
charge for the transistor with a 6 vm  long by 6 pa wide 
emitter is two times the built in base charge of the tran- 
sistor with a 24 \tm  long by 20 M» wide emitter.  Transistor 
current gain is inversely proportional to the built in base 
charge.* ' Therefore the difference in current gain is ex- 
plained by the difference in built in base charge. 
One explanation for the difference in built in 
base charge is different emitter depths for the transis- 
tors. A variation of .16 microns is needed to cause a 
change of 1E12 in the built in base charge. This value 
was found as follows: The impurity distributions were 
plotted for the process used to fabricate the devices. 
This is shown in Figures 11 and 12. The base collector 
junction and the base emitter junction are read from this 
graph. Using the diffusion equation for a Guassian type 
diffusion:* ' 
n(x,t) = -2— exp(- -5—)2 
VnDt      2VDt 
and knowing the values of x., x. , and the charge in base 
region between x. and x. one can calculate the surface je      jc 
concentration N . o 
- 13 - 
n(x. ) - n(x. ) = N exp(- -^)  - N exp(- -»=) 
X
^- . !i*. 
2^Dt     °       2VBt 
N  = 8E17 cm"3 o 
we can now calculate the total charge in the base diffusion 
from x=Otox=x..  The integral, 
N = / ^e N exp( *=)2 dx 
o   °      2^Dt 
can be evaluated by using: 
erf(-xz=)  =    ——  / je exp( 5—)2 dx. 
2«/Dt V"Dt    o 2VDt 
This gives a value of charge of 4.588E13 between x = 0 and 
x = x. .  In a similar manner we can find a A change in je 
emitter depth which will cause a change in base charge of 
1.0E12. 
4.588E13 + 1.0E12 = —— /     exp( *zz)  <**• 
VnDt o 2VDt 
This calculation results in a A of 0.16 pm. 
A check was made to see if the transistors had 
different emitter depths.  The standard angle-lapping 
method for determining junction depth was tried.  The 
- 14 - 
small junctions sizes would not produce interference pat- 
terns which could be measured.  The transistors were 
cleaved through the emitter and stained to define the 
base, emitter, and collector regions.  An Electron Scan- 
ning microscope was then used to produce photographs of 
the junction.  These photographs were taken at a very high 
magnification which allowed the junction depths to be 
measured accurately.  Using the photographs in Figure 10 
the emitter depths were found to be 1.35 pm for both tran- 
sistors.  An accuracy of .05 pm or better is obtainable 
from these photographs.  This means that the difference in 
built-in base charge is not caused by different emitters 
depths. 
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VI.  No VARIATIONS FOR DIFFERENT PARTS OF TRANSISTOR BASE 
The Ng calculated before assumed the entire emit- 
ter area to have a depth of x ..  It is evident from the 
ej 
photographs in Figure 10 and the sketch in Figure 13 that 
the emitter area in the out diffusion has a varying emitter 
depth. The Ng associated with the different areas should 
be different. We can define the measured Ng (Ngm) by 
N
*m 
=
 
N
*B A + Ngs B' 
A is the ratio of the area of the emitter bottom to the 
total emitter area, and B is the ratio of the emitter out 
diffusion to the total emitter area. Ng for the bottom 
area (Ngfi) and Ng for the out diffusion area (Ngs) can be 
calculated. 
Using: 
N
*m 
=
 
N
*B A + N*S B 
and 
Ng
m(6x6)   = 2-1E12 «"2' A(6X6)   =  563' B(6x6)   = 437 
Ng
m(20x24) = 1*1E12 ^  ' A(20x24) = 839' B(20x24) = *161 
we calculate 
NgB = 5.3E11 cm"2 
Ngs = 4.1E12 cm"2 
Since current gain is inversely proportional to Ng, 
we can calculate the current gain for various emitter sizes 
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using the values of Ngfi and Ngg.  The calculated values of 
current gain versus measured current gain is shown in Table 
3. 
The good agreement between measured and calculated 
current gain indicates that the increase in built in base 
charge is due to the increase in percentage of emitter out 
diffusion area for the smaller emitters. The areas used in 
the calculations were:  (1) the bottom area is the area of 
the opening in the oxide used to mask for the emitter dif- 
fusion.  (2) The out diffusion area is area in a 1 pi wide 
strip around the opening in the oxide mask.  The 1 urn width 
was determined from the photographs in Figure 10. 
A remaining question to answer is, "Are the 
calculated values for Ngfi and Ngs realistic?" Using the 
diffusion equations shown earlier and the junction depths 
measured, the value of Ngfi can be calculated. We can also 
calculate a value for x. ' which would give a Ng equal to 
4.1E12. The value for x,'_ would be 1 um. A shallower je 
-2 junction is needed to given an average Ngs of 4.1E12 cm . 
The sidewall area can be calculated by consider- 
ing a cylindrical junction as shown in Figure 13. The 
value of .5 um for x- would leave a sidewall area of (1 um)' 
per um of junction length. This shallower junction would 
allow the average value of Ngg to be chosen to 4.1E12— 
- 17 - 
From these very crude approximations the values of Ng. and 
Ngs seem reasonable. 
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VII. CQHCfrVgiQre 
The current gain of integrated circuit transistors 
is effected in several ways by the size of the emitter. 
First, the current gain decreases as the emitter 
size decreases. This decrease in current gain is caused 
by the increase in base charge for the small emitters. 
This increase in base charge was shown to be due to the 
increase percentage of emitter area contributed by the 
sidewalls. This will present problems for low power high 
performance circuits. 
Secondly, the current gain roll-off at high 
current densities was found to be faster for transistors 
with large emitters. The small emitters have less base 
resistance which caused the current gain to roll-off slower. 
Finally, the current density at which the current 
gain begins to roll-off decreased as the emitter width in- 
creased above 11.8 \im.    This was shown to be caused by a 
reduction in base emitter voltage for the center portion 
of the wide emitters. 
The current gain did not decrease at low current 
densities. This indicates that the recombination current 
is very small. 
The problem of reduced current gain for small 
emitter sizes will require processing changes. The change 
- 19 - 
needed is one which will reduce the emitter sidewall area 
This could be accomplished by reducing the emitter depth 
by Ion implantation. 
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ONE BASE CONTACT 
Emitter Length 
in urn 
6 8 
Emitter Width in pm 
18 6 10 12 14 16 20 
8 6 8 10 12 14 16 18 20 
10 6 8 10 12 14 16 18 20 
12 6 8 10 12 14 16 18 20 
18 6 8 10 12 14 16 18 20 
24 6 8 10 12 14 16 18 20 
30 6 8 10 12 14 16 18 20 
36 6 8 10 12 14 16 18 20 
42 6 8 10 12 14 16 18 20 
TWO BASE CONTACTS 
Emitter Length Emitter Width 
12 12     24    36 
16 
20 
12 
12 
24 
24 
36 
36 
TABLE 1 
Emitter Sizes 
- 21 - 
Process Step 
Initial Oxidation 
Buried Layer Predep 
Buried Layer Drive-in 
Projection Removal Oxidation 
Epitaxial Layer 
Field Oxidation 
Isolation Predep 
Isolation Oxide Strip 
Isolation Reox 
Deep Collector Predep 
Deep Collector Oxide Strip 
Deep Collector Reox 
Base Predep 
Base Drive-in 
Base Reox 
Emitter Predep (typical) 
Emitter Reox 
1100°C 55 min. (Ramped)1 
Sb Implant 0 
1250°C 7 hrs. (10% 0~r  (Ramped) 
1100°C 55 min. (Ramped) 
T = 4.5 - 6.0 pn» 
1100°C 55 min. (Ramped) 
1100°C 90 min. (BBR3) (Ramped) 
BHF    8 min. 
1050°C 60 min. (Ramped) 
1040°C 60 min. (Ramped) 
BHF     6 min. 
1050°c 50 min. (Ramped) 
880°C 35 min. (BBr~) 
1100°C 90 min. (Ramped) 
900°C 210 min. 
1000°C 35 min. (PBr-) 
900°C 60 min.    J 
TABLE 2 
Processing Sequence 
Ramped means temperature is changed from a low level to 
a high level over a specified time. 
'10% 02, 90% nitrogen. 
- 22 - 
Emitter 
Size A B 
Measured 
80 
Calculated 
6x6 .563 .437 
ie■ 
80 
8x8 .640 .360 106 102 
\ 
12 x 12 .735 .265 130 130 / 
20 x 24 .839 .161 160 160 
6 x 10 .625 .375 160 
(2.1E12) 80 
lfe  A(.53E12) + B(4.1E12) 
TABLE 3 
Data for hf. Calculations 
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ISOLATION       BASE       DOTTER        BASE COLLECTOR       CKXBC 
- j \ > \-iJ   j \Ljy i i~t r—i r—1 
N-EPXTAXXAL LAYER 
BURIED LAYER 
P-SUBSTOATE 
FIGURE 1  TOP VIEW AND CROSS-SECTION" OF TWO BASE 
CONTACT TRANSISTOR 
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t 
□ 
ISOLATION BASe     DfZTTEK COLLECTOR       OGDDE 
1   l~1   1~—1,1 \ ' VJJ)\J 
N-EPXTAXXAL LAYER 
KKXED LAYER 
P-aBSTRATE 
FIGURE 2    TOP VIEW AND CROSS-SECTION OF ONE BASE 
CONTACT  TRANSISTOR 
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FIGURE lO ELECTRON BEAM SCANNING MICROSCOPE PHOTOGRAPHS 
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